=Indian Institute of Technology Patna

Dept. of Electrical Engineering

Bihta, Patna, Bihar – 801106

**Name -** Madan Kumar Jha

**Roll No. –** 2411EE23

**Project** – Classical PLL

**Date** – 04/09/2025

**Designing a Complete PLL**

**Theory:**

**Type-II, 3rd Order Phase-Locked Loop (PLL) Design**

A Phase-Locked Loop (PLL) synchronizes the phase and frequency of a generated signal with a reference signal. A Type-II, 3rd order PLL consists of a Phase Frequency Detector (PFD), Charge Pump, Loop Filter, Voltage-Controlled Oscillator (VCO), and a Frequency Divider. The PFD, designed using a NOR latch, compares the phase and frequency of the input and feedback signals, generating UP and DOWN signals. The charge pump then converts these signals into an analog current, which is further smoothed by the loop filter consisting of R1, C1, and C2. This control voltage drives a current-starved VCO, generating a corresponding output frequency. The output is divided by a factor of 48 using a divider circuit, and the feedback is compared with the reference to achieve phase lock.

The Type-II, 3rd order PLL is preferred for its improved noise performance and stability. By using a third-order loop filter, the system effectively suppresses high-frequency noise. Careful design considerations, such as optimizing the loop filter components and ensuring proper biasing of the VCO, contribute to minimizing phase noise. Additionally, selecting an appropriate charge pump current and divider ratio ensures faster lock time and reliable frequency synthesis. This design is widely used in applications like clock generation, frequency synthesis, and communication systems.

**Circuit Diagrams:**

A complete type -II 3rd order PLL is shown below




Fig.1: A complete PLL




Fig 2:Complete Schematic of PLL in Cadence




Fig 3 (a) : PFD Schematic on Cadence




Fig 3(b) :Schematic of DFF used in PFD




Fig 3 (b.1) :Schematic of NOR Gate used in DFF used in PFD




Fig 3(c) :Schematic of And Gate used in PFD




Fig 4: Charge pump Schematic in Cadence




Fig 4(a): inverter schematic used in Charge pump




Fig 5: VCO Schematic on Cadence




Fig 6 (a): Divider Schematic on Cadence





Fig 6 (b): DFF used in divider

**Design the PLL** : Finding R1, C1, C2, N to get fo=1.846 GHz

**Given:** (i) Reference frequency, fref= 38.45 MHz, (ii) fo=1.846GHz (iii) ζ=1

**Use** Charge pump current Ip = 100 uA, VCO Gain, KVCO = 949 MHz/V ( Experimently get from VCO experiment )

, , 

C2= 0.1 C1.

**Result**

From calculation, I get

C1 = 14.94 pF

C2 = 1.494 pf,

R1 = 33.79 Kohm,

Kvco = 949 MHz /V




Fig 7: Output Plot for various parameter of PLL




Fig 7(a): Approximately lock at 1.25us at control voltage of 998mV.




Fig 8: Output waveform of VCO




Fig 9: Output waveform of PFD




Fig 10: Output waveform of control voltage and charge pump current.




Fig 11: Output frequency of PLL, Reference frequency and Feedback frequency of divider.

***LOCKING ACHIEVED SUCCESSFULLY AT 998 mV !!***